Detailed and precise hierarchical design planning is essential to achieving closure on large designs. In this article we describe a new hierarchical design flow and its usage on a 3 million-gate chip.
Should you have feedback on this article, please complete the fields below. Please indicate if your feedback is in the form of a letter to the editor that you wish to have published. If so, please be ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback